Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Flat panel display with clock being generated insider the data driver using XOR logic with the data signal and a second signal generated from the data signal using a encoding scheme as the two inputs that are transmitted to a clock generator inside the data driver

US Patent 8120602 · Granted Feb 21, 2012

Estimated economic value: $153,000

Assignee

Inventors

View full patent text on Google Patents →