Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigation of gate to contact capacitance in CMOS flow

Mitigation of gate to contact capacitance in CMOS flow

US Patent 8119470 · Granted Feb 21, 2012

Estimated economic value: $7,042,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-density neuromorphic computing element2025
Monolithic multi-bit weight cell for neuromorphic computing2025
High-density neuromorphic computing element2024
Method of enabling sparse neural networks on memresistive accelerators2023
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2023
High-density neuromorphic computing element2023
Method and system for training of neural networks using continuously differentia2023
Method of forming multi-threshold voltage devices and devices so formed2022
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2022
Semiconductor device including a repeater/buffer at upper metal routing layers a2022
Method and system for providing a variation resistant magnetic junction-based XN2022
Field effect transistor with decoupled channel and methods of manufacturing the 2021