Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned process for nanotube/nanowire FETs

Self-aligned process for nanotube/nanowire FETs

US Patent 8119466 · Granted Feb 21, 2012

Estimated economic value: $5,017,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilevel non-volatile memory device and method2025
Multi-layer topological interconnect with proximal doping layer2025
Method for low-cost, high-bandwidth monolithic system integration beyond reticle2025
Generation of vital sign monitoring2025
Tunnel junction selector MRAM2024
Disposable ECG electrode to prevent shedding and tearing2024
Increasing grain size of polycrystalline superconducting materials for supercond2024
Amorphous superconducting alloys for superconducting circuits2024
Liner-free resistance contacts and silicide with silicide stop layer2024
Memory cell with built-in amplifying function, memory device and method using th2024
Classification of ST waves and ST segment type2024
Memory array, memory structure and operation method of memory array2024