Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for memory abstraction and for word level net list reduction and verification using same

Method and apparatus for memory abstraction and for word level net list reduction and verification using same

US Patent 8104000 · Granted Jan 24, 2012

Estimated economic value: $3,150,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using runtime information from solvers to measure quality of formal verification2020
Efficient mechanism of fault qualification using formal verification2020
Deep insight for debug using internal equivalence visualization and counter-exam2019
Formal verification using cached search path information to verify previously pr2019
Invariant sharing to speed up formal verification2019
Method and apparatus for word-level netlist preprocessing and analysis using sam2018
Method and apparatus for word-level netlist reduction and verification using sam2016
Bit-level simplification of word-level models2014
Method and apparatus for memory abstraction and verification using same2011
Phase abstraction for formal verification2011
Phase abstraction for formal verification2008