Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of post-layout arrays of cells for accelerated transistor level simulation

Optimization of post-layout arrays of cells for accelerated transistor level simulation

US Patent 8091052 · Granted Jan 3, 2012

Estimated economic value: $1,901,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Finding equivalent classes of hard defects in stacked MOSFET arrays2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2023
Method of optimizing capacitive couplings in high-capacitance nets in simulation2015
Automatic, hierarchy-independent partitioning method for transistor-level circui2011
SPICE optimized for arrays2008