Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tiled prefetched and cached depth buffer

Tiled prefetched and cached depth buffer

US Patent 8089486 · Granted Jan 3, 2012

Estimated economic value: $19,514,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Accelerated polynomial coding system and method2025
Cards, devices, EMV contacts, and methods of manufacturing cards, devices and EM2025
Performing matrix multiplication in a streaming processor2025
Runtime mechanism to optimize shader execution flow2025
Accelerated erasure coding system and method2025
Run-time mechanism for optimal shader2024
Methods and apparatus to facilitate a dedicated bindless state processor2024
Dynamic wave pairing2024
Accelerated polynomial coding system and method2023
Methods and apparatus to perform matrix multiplication in a streaming processor2023
Accelerated erasure coding system and method2023
Search term extraction and optimization from natural language text files2023