Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Charge-trap flash memory device with reduced erasure stress and related programming and erasing methods thereof

Charge-trap flash memory device with reduced erasure stress and related programming and erasing methods thereof

US Patent 8085592 · Granted Dec 27, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Superconducting wire and method of forming the same2025
Display apparatus for performing function of user selected menu item on a user i2024
Block-to-block isolation and deep contact using pillars in a memory array2024
Display device2024
Printed circuit board2024
Semiconductor device2024
Display device2024
Display device and fingerprint detection method using the same2024
Display apparatus for performing function of user selected menu item on a user i2023
Memory device including massbit counter and method of operating the same2023
Nonvolatile memory device2023
Display device including a fingerprint sensor2023