Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic programmable delay selection circuit and method

Dynamic programmable delay selection circuit and method

US Patent 8082463 · Granted Dec 20, 2011

Estimated economic value: $11,133,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic temporary use of packet memory as resource memory2017
Data unit counter2016
Rule-based virtual address translation for accessing data2016
Data unit counter2014
Application of services in a packet switching device2014
Scalable packet processing systems and methods2014
Data unit information transformation2013
Scalable central memory switching fabric2013
Dynamic queue management2012
Scalable packet processing systems and methods2012
Hierarchical packet scheduling2011
Scalable central memory switching fabric2011