Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and arrangement for cache memory management, related processor architecture

US Patent 8078804 · Granted Dec 13, 2011

Estimated economic value: $43,411,000

Assignee

Inventors

View full patent text on Google Patents →