Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic, hierarchy-independent partitioning method for transistor-level circuit simulation

Automatic, hierarchy-independent partitioning method for transistor-level circuit simulation

US Patent 8060355 · Granted Nov 15, 2011

Estimated economic value: $15,544,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test point insertion in analog circuit design testing2025
Measuring device defect sensitization in transistor-level circuits2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2025
Finding equivalent classes of hard defects in stacked MOSFET arrays2023
Method and system for custom model definition of analog defects in an integrated2023
Visual representation to assess quality of input stimulus in transistor-level ci2023
Automatic test pattern generation (ATPG) for parametric faults2023
Transistor—level defect coverage and defect simulation2023
Fast and scalable methodology for analog defect detectability analysis2023
Defect weight formulas for analog defect simulation2022
Guiding sample size choice in analog defect or fault simulation2022
Multi-piece jaw assembly for surgical clip applier2021