Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating a restricted inline resistive fault pattern and a test pattern generator

Method of generating a restricted inline resistive fault pattern and a test pattern generator

US Patent 8055467 · Granted Nov 8, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Door handle2016
Parallel interface pattern modification for addressing signal integrity concerns2015
Indoor bark control transmitter2015
System and method for decreasing signal integrity noise by using varying drive s2014
System and method for decreasing signal integrity noise by using varying drive s2014
Overshoot suppression for input/output buffers2014
Overshoot suppression for input/output buffers2014
Input/output core design and method of manufacture therefor2012
Architecturally independent noise sensitivity analysis of integrated circuits ha2012
Sequential element low power scan implementation2012
Modulated clock, an IC including the modulated clock and a method of providing a2012
D flip-flop having enhanced immunity to single-event upsets and method of operat2012