Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for securing digital information on an integrated circuit during test operating modes

US Patent 8051345 · Granted Nov 1, 2011

Assignee

Inventors

View full patent text on Google Patents →