Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processing element having dual control stores to minimize branch latency

Processing element having dual control stores to minimize branch latency

US Patent 8046569 · Granted Oct 25, 2011

Estimated economic value: $5,635,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Consistency checking for credit-based control of data communications2016
Packet descriptor trace indicators2016
Sending request messages to nodes indicated as unresolved2015
Delay queues based on delay remaining2015
Rack apparatus for a sample distribution system2015
Target issue intervals2014
Delays based on packet sizes2014
Node interface indicators2014
Corrective actions based on probabilities2014
Reassembly of mini-packets in a buffer2013
Indicators for streams associated with messages2013
Merchandise tracking and ordering system2012