Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing coherence enforcement by selective directory update on replacement of unmodified cache blocks in a directory-based coherent multiprocessor

Method for reducing coherence enforcement by selective directory update on replacement of unmodified cache blocks in a directory-based coherent multiprocessor

US Patent 8037252 · Granted Oct 11, 2011

Estimated economic value: $5,277,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive rebuild scheduling scheme2016
Adaptive rebuild scheduling scheme2016
Host ethernet adapter frame forwarding2015
Structure for reducing coherence enforcement by selective directory update on re2011
Eliminating unnecessary data pre-fetches in a multiprocessor computer system2005