Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-density logic techniques with reduced-stack multi-gate field effect transistors

High-density logic techniques with reduced-stack multi-gate field effect transistors

US Patent 8030971 · Granted Oct 4, 2011

Estimated economic value: $5,606,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thin-film transistor substrate and display apparatus including the same2025
Display apparatus and method of driving the same2025
Display device and method of manufacturing the same2025
Display device and method of manufacturing display device2025
Pixel and display device including pixel2025
Thin film transistor substrate, display apparatus, and method of manufacturing t2025
Pixel and display device comprising the same2025
Pixel circuit2024
Display apparatus and method of manufacturing the same2024
Pixel and display device including pixel2024
Display device2024
Display device2024