Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Image-sensing chip package module for reducing its whole thickness

Image-sensing chip package module for reducing its whole thickness

US Patent 8023019 · Granted Sep 20, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Negative capacitance transistor with a diffusion blocking layer2025
Negative capacitance transistor with external ferroelectric structure2024
High performance MOSFETs having varying channel structures2023
Negative capacitance transistor having a multilayer ferroelectric structure or a2023
Negative capacitance transistor with a diffusion blocking layer2023
High performance MOSFETs having different device characteristics2022
Negative capacitance transistor having a multilayer ferroelectric structure or a2022
Negative capacitance transistor with external ferroelectric structure2022
Method of forming high performance MOSFETs having varying channel structures2021
Negative capacitance finFET and method of fabricating thereof2020
Negative capacitance transistor with a diffusion blocking layer2020
Portable electronic device and image capturing module thereof2018