Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatuses for automated circuit optimization and verification

Methods and apparatuses for automated circuit optimization and verification

US Patent 8015520 · Granted Sep 6, 2011

Estimated economic value: $4,586,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analyzing hardware designs for vulnerabilities to side-channel attacks2024
Detecting security vulnerabilities introduced between versions of a hardware des2024
Automated bottom-up and top-down partitioned design synthesis2019
Optimizing designs of integrated circuits2019
Architectural physical synthesis2019
Approximate functional matching in electronic systems2016
Methods and apparatuses for circuit design and optimization2016
Optimizing designs of integrated circuits2015
Statistical formal activity analysis with consideration of temporal and spatial 2015
Automated circuit design2015
Circuit partitioning and trace assignment in circuit design2015
Automated circuit design2015