Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Updating instructions to free core in multi-core processor with core sequence table indicating linking of thread sequences for processing queued packets

Updating instructions to free core in multi-core processor with core sequence table indicating linking of thread sequences for processing queued packets

US Patent 8015392 · Granted Sep 6, 2011

Estimated economic value: $20,814,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing bandwidth among multiple users of network applications2017
Traffic engineering for network usage optimization2017
System to share network bandwidth among competing applications2015
Bandwidth allocation of bursty signals2013
Buffer management for communication protocols2011
Transmission control protocol congestion window2010
Packet classification using encoded addresses2009
Facilitating transmission of a packet in accordance with a number of transmit bu2009
Techniques to manage a flow cache2009
Method and apparatus to support a large internet protocol forwarding information2009
Method and system to determine whether a circular queue is empty or full2009
Method for optimizing queuing performance2008