Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Receiver employing selectable A/D sample clock frequency

Receiver employing selectable A/D sample clock frequency

US Patent 8014477 · Granted Sep 6, 2011

Estimated economic value: $3,593,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ore tag assembly and system and method re same2023
High-efficiency RF digital power amplifier with joint duty-cycle/amplitude modul2018
Mobile to mobile wireless charging2018
Receiver dynamic power management2017
Receiver dynamic power management2017
Method and apparatus for implementing power line communications over a DC power 2016
Method and apparatus for charging a battery in a mobile device through a near fi2016
Electronic bracelet2016
Zero crossing detector using current mode approach2016
Iterative filter circuit calibration2015
Apparatus and method for calibrating a component of a transceiver via a calibrat2015
Circuit and method for adjusting a digitally controlled oscillator2014