Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low parasitic capacitance bit line process for stack DRAM

Low parasitic capacitance bit line process for stack DRAM

US Patent 8012810 · Granted Sep 6, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Epitaxial substrate having a 2D material interposer, method for manufacturing th2025
Wafer handling equipment and method thereof2021
Encapsulated substrate, manufacturing method, high band-gap device having encaps2019
Solar cell and manufacturing method thereof2015
Planer with carriage locking mechanism2010
Jointer/planer with internal sawdust collection system2010
Aggressive capacitor array cell layout for narrow diameter DRAM trench capacitor2004
Method of manufacturing deep trench capacitor2004
Method for forming a trench capacitor2002
Method for making deep trench capacitors for DRAMs with reduced faceting at the 2002