Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Determining clock skew between nodes of an integrated circuit

Determining clock skew between nodes of an integrated circuit

US Patent 8001504 · Granted Aug 16, 2011

Estimated economic value: $5,707,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression structures for IC packages2025
High-capacity computer modules2024
Apparatus and method for automated determination of timing constraints2012
Digital logic circuit for adding three binary words and method of implementing s2010
Timing annotation accuracy through the use of static timing analysis tools2008
Annotating timing information for a circuit design for increased timing accuracy2008
Parallel keystream decoder2006
Integrated circuit and method of reading data from a memory device2005
Integrated circuit and method of reading data from a memory device2005
Integrated circuit and method of outputting data from a FIFO2005
Secondary user interface2004
Alternate display content controller2004