Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a multi-level interconnect structure by overlay alignment procedures

Method of forming a multi-level interconnect structure by overlay alignment procedures

US Patent 7998827 · Granted Aug 16, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and manufacturing method thereof2022
Semiconductor device having multiple lateral anti-diffusion films2020
Semiconductor device and manufacturing method thereof2019
Semiconductor device and method of manufacturing the same2018
Semiconductor device2017
Semiconductor device having oxidized metal film and manufacture method of the sa2012
Semiconductor device having oxidized metal film and manufacture method of the sa2011
Method for generating pattern, method for manufacturing semiconductor device, se2011
Semiconductor device having oxidized metal film and manufacture method of the sa2010
Method for generating pattern, method for manufacturing semiconductor device, se2010
Semiconductor device having oxidized metal film and manufacture method of the sa2008
Method of producing semiconductor device2007