Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus to avoid power transients during a microprocessor test

US Patent 7996703 · Granted Aug 9, 2011

Estimated economic value: $2,733,000

Assignee

Inventors

View full patent text on Google Patents →