Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor architecture with switch matrices for transferring data along buses

Processor architecture with switch matrices for transferring data along buses

US Patent 7996652 · Granted Aug 9, 2011

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor architecture with switch matrices for transferring data along buses2014
Processor architecture with switch matrices for transferring data along buses2014
Processor architecture2013
Communications in a processor array2011
Multistandard video decoder and decompression system for processing encoded bit 2010
Processor array2009
Multistandard video decoder and decompression system for processing encoded bit 2006
Multistandard video decoder and decompression system for processing encoded bit 2006
Multistandard video decoder and decompression system for processing encoded bit 2005
Multistandard video decoder and decompression system for processing encoded bit 2005
Memory interface for reading/writing data from/to a memory2004
Multistandard video decoder and decompression method for processing encoded bit 2004