Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout structure in semiconductor memory device comprising global word lines, local word lines, global bit lines and local bit lines

Layout structure in semiconductor memory device comprising global word lines, local word lines, global bit lines and local bit lines

US Patent 7993961 · Granted Aug 9, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices having crosspoint memory arrays therein with multi-level word lin2020
Spin transfer torque magnetic random access memory for supporting operational mo2019
Spin transfer torque magnetic random access memory for supporting operational mo2019
Semiconductor memory devices for alternately selecting bit lines2015
Semiconductor memory devices for alternately selecting bit lines2015
Semiconductor memory device having resistive memory cells and method of testing 2015
Semiconductor memory device having resistive memory cells and method of testing 2015
Data read circuit, a non-volatile memory device having the same, and a method of2015
Data read circuit, a non-volatile memory device having the same, and a method of2015
Non-volatile memory device, driving method of memory controller controlling the 2015
Non-volatile memory device using variable resistance element with an improved wr2015
Stacked MRAM device and memory system having the same2014