Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Divided bitline flash memory array with local sense and signal transmission

Divided bitline flash memory array with local sense and signal transmission

US Patent 7983091 · Granted Jul 19, 2011

Estimated economic value: $15,862,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enable/disable of memory chunks during memory access2017
Enable/disable of memory chunks during memory access2015
Memory array with inverted data-lines pairs2013
Multi level inhibit scheme2013
Small unit internal verify read in a memory device2012
Small unit internal verify read in a memory device2011
Memory array with inverted data-line pairs2011
Systems and devices including memory resistant to program disturb and methods of2011
Multi level inhibit scheme2011
Boosting seed voltage for a memory device2010
System and devices including memory resistant to program disturb and methods of 2010
Nonvolatile semiconductor memory device having reduced dependency of a source re2007