Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for improved phase noise in a BiCMOS clock driver

Method and system for improved phase noise in a BiCMOS clock driver

US Patent 7969189 · Granted Jun 28, 2011

Estimated economic value: $27,656,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Notch filter for ripple reduction2020
Notch filter for ripple reduction2017
CMOS driver with minimum shoot-through current2007
CMOS driver with minimum shoot-through current2007
RMS-to-DC converter with fault detection and recovery2003
Analog computation circuits using synchronous demodulation and power meters and 2003
RMS-to-DC converter with fault detection and recovery2003
Adaptive filtering for improved RMS-to-DC signal conversion2002
Apparatus and methods for performing RMS-to-DC conversion utilizing clock dither2002
Apparatus and methods for performing RMS-to-DC conversion with bipolar input sig2002
Method and apparatus for distributed focus control with slope tracking1998
Ultrasonic receive beamformer with phased sub-arrays1997