Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having improved gate electrode placement and decreased area design

Semiconductor device having improved gate electrode placement and decreased area design

US Patent 7968950 · Granted Jun 28, 2011

Estimated economic value: $11,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor interconnect2014
SOI MuGFETs having single gate electrode level2013
Memory device with memory cell including MuGFET and FIN capacitor2011
System and method for increasing the extent of built-in self-testing of memory a2010
Feedback structure for an SRAM cell2010
Dummy active area implementation2010
System and method for increasing the extent of built-in self-testing of memory a2010
Memory device with memory cell including MuGFET and fin capacitor2010
Memory device with capacitor and diode2009
Building fully-depleted and bulk transistors on same chip2008
Building fully-depleted and partially-depleted transistors on same chip2008
Method of fabricating a combined fully-depleted silicon-on-insulator (FD-SOI) an2007