Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for dithering in multi-bit sigma-delta digital-to-analog converters

Method and apparatus for dithering in multi-bit sigma-delta digital-to-analog converters

US Patent 7961125 · Granted Jun 14, 2011

Estimated economic value: $8,175,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and methods for sigma-delta modulation2025
Daisy chain streaming mode2022
Daisy chain complex commands2022
Daisy chain mode entry sequence2022
Ratiometric gain error calibration schemes for delta-sigma ADCs with capacitive 2021
Ratiometric gain error calibration schemes for delta-sigma ADCs with programmabl2021
Dual input LDO voltage regulator2021
High precision current sensing using sense amplifier with digital AZ offset comp2020
Current sensing for integrated circuit devices2020
Five-level switched-capacitance DAC using bootstrapped switches2019
System and method for ripple-free AC power determination2019
Multi-current harmonized paths for low power local interconnect network (LIN) re2017