Home› Method and circuit arrangement for calibration of a sampling control signal which influences the sampling time of a received signal from a sampling phase selection element
Method and circuit arrangement for calibration of a sampling control signal which influences the sampling time of a received signal from a sampling phase selection element