Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Electronic circuit that comprises a memory matrix and method of reading for bitline noise compensation

US Patent 7952949 · Granted May 31, 2011

Estimated economic value: $9,284,000

Assignee

Inventors

View full patent text on Google Patents →