Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cryptographic CPU architecture with random instruction masking to thwart differential power analysis

Cryptographic CPU architecture with random instruction masking to thwart differential power analysis

US Patent 7949883 · Granted May 24, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Always-on FinFET with camouflaged punch stop implants for protecting integrated 2023
Electrically isolated gate contact in FINFET technology for camouflaging integra2023
Physically unclonable camouflage structure and methods for fabricating same2022
Secure logic locking and configuration with camouflaged programmable micro netli2021
Camouflaged FinFET and method for producing same2021
Method and apparatus for camouflaging an integrated circuit using virtual camouf2020
Secure logic locking and configuration with camouflaged programmable micro netli2020
Physically unclonable camouflage structure and methods for fabricating same2020
Crystalline salts of (S)-6-((1-acetylpiperidin-4-yl)amino)-N-(3-(3,4-dihydroisoq2018
Method and apparatus for camouflaging a standard cell based integrated circuit w2018
Crystalline salts of (S)-6-((1 acetylpiperidin-4-yl)amino)-N-(3-(3,4-dihydroisoq2018
Physically unclonable camouflage structure and methods for fabricating same2017