Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM device having a gate dielectric layer with multiple thicknesses

DRAM device having a gate dielectric layer with multiple thicknesses

US Patent 7948028 · Granted May 24, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual vertical channel transistor and fabrication method thereof2014
Capacitor formation for a pumping circuit2013
Method for aligning wafer stack2013
Isolation structure and device structure including the same2012
Integrated circuit device and method of forming the same2012
Electrical alignment mark set and method for aligning wafer stack2012
Flash memory cell and method for operating the same2011
Semiconductor memory device2011
Embedded bit line structure, field effect transistor structure with the same and2011
Method of fabricating a split-gate flash memory2001