Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Storing data to multi-chip low-latency random read memory device using non-aligned striping

Storing data to multi-chip low-latency random read memory device using non-aligned striping

US Patent 7945822 · Granted May 17, 2011

Estimated economic value: $25,428,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for burst memory write operations2025
Multiple stage image based object detection and recognition2024
Apparatuses and methods for concurrently accessing multiple partitions of a non-2023
Technologies for preserving error correction capability in compute-in-memory ope2023
Technologies for performing macro operations in memory2023
Technologies for performing stochastic similarity searches in an online clusteri2023
Memory access techniques in memory devices with multiple partitions2023
Multiple stage image based object detection and recognition2022
Technologies for performant column read operations on clustered data in a dimm a2022
Apparatuses and methods for concurrently accessing multiple partitions of a non-2022
Systems and methods for pipelined processing of sensor data using hardware2022
Technologies for column-based data layouts for clustered data systems2022