Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of IC design optimization via creation of design-specific cells from post-layout patterns

Method of IC design optimization via creation of design-specific cells from post-layout patterns

US Patent 7941776 · Granted May 10, 2011

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory including intermediate buffer and input/output buffer and mem2025
Memory system2025
Memory system2025
Image capturing system, control device, control method, and storage medium2025
Storage device, storage system, and control method2025
Memory system2024
Memory system including a non-volatile memory chip and method for controlling th2024
Memory system2024
Memory storage with selected performance mode2024
Memory system and method for managing number of read operations using two counte2024
Memory system2024
Memory system, control method thereof, and program2024