Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing the processing rate of a chip-level equalization receiver

Method and apparatus for reducing the processing rate of a chip-level equalization receiver

US Patent 7936807 · Granted May 3, 2011

Estimated economic value: $16,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid orthogonal frequency division multiple access WTRU and method2014
Orthogonal frequency division multiplexing-code division multiple access system2014
MIMO beamforming-based single carrier frequency division multiple access system2013
Method and apparatus for efficient operation of an enhanced dedicated channel2013
Wireless communication method and apparatus for selecting cells in an OFDMA syst2013
Hybrid orthogonal frequency division multiple access WTRU and method2012
Groupwise successive interference cancellation for block transmission with recep2012
Adaptive equalizer with a dual-mode active taps mask generator and a pilot refer2012
Data detection for codes with non-uniform spreading factors2012
Pilot-directed and pilot/data-directed equalizers2012
Method and apparatus for control of enhanced dedicated channel transmissions2012
Scaling using gain factors for use in data detection2012