Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced power bitline precharge scheme for low power applications in memory devices

Reduced power bitline precharge scheme for low power applications in memory devices

US Patent 7936624 · Granted May 3, 2011

Estimated economic value: $14,741,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Turbo mode SRAM for high performance2024
Turbo mode SRAM for high performance2022
SRAM memory having subarrays with common IO block2020
Dual rail memory, memory macro and associated hybrid power supply method2018
Dual rail memory, memory macro and associated hybrid power supply method2017
Read assist for an SRAM using a word line suppression circuit2016
Read assist circuit for an SRAM, including a word line suppression circuit2015
High-performance scalable read-only-memory cell2015
Read assist circuit for an SRAM2014
FRAM compiler and layout2014
Method and apparatus pertaining to a ferroelectric random access memory2014
Method and apparatus pertaining to a ferroelectric random access memory2014