Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low spur phase-locked loop architecture

Low spur phase-locked loop architecture

US Patent 7936223 · Granted May 3, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Combined echo and crosstalk cancellation2015
Combined echo and crosstalk cancellation2013
Method for frequency compensation in timing recovery2012
Clock distribution for 10GBase-T analog front end2011
Combined echo and crosstalk cancellation2011
Analog adaptive FIR filter having independent coefficient sets for each filter t2007
Common mode feedback circuit for fully differential two-stage operational amplif2006
Timing recovery with variable bandwidth phase locked loop and non-linear control2006
Apparatus and method for programmable line interface impedance matching2006
Apparatus and method to generate an adaptive slicer threshold for binary data2006
Error correction method and apparatus for data transmission system2006
Biasing technique using thin and thick oxide transistors2005