Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Silicon tab edge mount for a wafer level package

Silicon tab edge mount for a wafer level package

US Patent 7932570 · Granted Apr 26, 2011

Estimated economic value: $10,542,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Anodically bonded strain isolator2015
Die mounting stress isolator2014
Controlled area solder bonding for dies2013
Systems and methods for platinum ball bonding2013
Systems and methods for conductive pillars2013
Methods for reduced stress anchors2013
MEMS devices and methods with controlled die bonding areas2012
Systems and methods for mounting inertial sensors2012
Discrete stress isolator attachment structures for MEMS sensor packages2012
Systems and methods for reduced stress anchors2011
MEMS devices and methods of assembling micro electromechanical systems (MEMS)2010
Mechanical isolation for MEMS devices2010