Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tuning high-side and low-side CMOS data-paths in CML-to-CMOS signal converter

Tuning high-side and low-side CMOS data-paths in CML-to-CMOS signal converter

US Patent 7928765 · Granted Apr 19, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Switchable inductor for boost or matching optimization2025
Process and temperature immunity in circuit design2022
Magnetic recording system using pattern dependent writer having register pages f2017
Mitigation of common mode disturbances in an H-bridge driver2016
System and method for providing controllable steady state current waveshaping in2015
Analog tunneling current sensors for use with disk drive storage devices2015
Systems and methods for timing control in a data processing system2015
Shared threshold/undershoot laser output driver2014
Storage device having degauss circuitry configured for generating degauss signal2014
Storage device with driver controller providing pattern-dependent write function2014
Storage device having degauss circuitry with ramp generator for use in generatin2014
Optical source driver circuit having overshoot controller2014