Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Exact frequency translation using dual cascaded sigma-delta modulator controlled phase lock loops

Exact frequency translation using dual cascaded sigma-delta modulator controlled phase lock loops

US Patent 7924072 · Granted Apr 12, 2011

Estimated economic value: $12,531,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bi-directional interface for device feedback2020
Phase control of clock signal based on feedback2019
Digital phase-locked loop clock system2012
Symmetry corrected high frequency digital divider2011
Symmetry corrected high frequency digital divider2011
Multiple input PLL with hitless switchover between non-integer related input fre2011
Multiple input PLL with hitless switchover between non-integer related input fre2011
Phase-locked loop bandwidth calibration circuit and method thereof2008
Direct conversion receivers and filters adapted for use therein2002
Filter having minimized cut-off frequency variations2001
Digital receiver with tunable analog filter and method therefor1999
All-MOS precision differential delay line with delay a programmable fraction of 1997