Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performance based packet ordering in a PCI express bus

Performance based packet ordering in a PCI express bus

US Patent 7917680 · Granted Mar 29, 2011

Estimated economic value: $16,868,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilevel fault simulations for integrated circuits (IC)2020
Method and system for configuration of a phase-locked loop circuit2012
Sequential ordering of transactions in digital systems with multiple requestors2009
Block-based rotation of arbitrary-shaped images2008
Phase lock loop system and method2003
Phase lock loop system and method2001