Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High bandwidth phase locked loop (PLL) with feedback loop including a frequency divider

High bandwidth phase locked loop (PLL) with feedback loop including a frequency divider

US Patent 7898306 · Granted Mar 1, 2011

Estimated economic value: $9,828,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for removing a pulse having a different pulse width relative t2015
Dedicated interface architecture for a hybrid integrated circuit2015
Method and system for precompensation of data output2014
Non-volatile memory devices having uniform error distributions among pages2014
Data channel circuit with reference clock signal free of glitches2013
Method and apparatus for write precompensation in a magnetic recording system2013
Deglitch circuit removing glitches from input clock signal2012
Method and apparatus for write precompensation in a magnetic recording system2011
Apparatus for low-jitter frequency and phase locked loop and associated methods2010
Apparatus, method, and system for correction of baseline wander2009
Method and apparatus for write precompensation in a magnetic recording system2009
Precompensation circuit for magnetic recording2009