Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sub-second annealing processes for semiconductor devices

Sub-second annealing processes for semiconductor devices

US Patent 7892971 · Granted Feb 22, 2011

Estimated economic value: $16,036,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025
Low germanium, high boron silicon rich capping layer for PMOS contact resistance2025
Amorphization and regrowth of source-drain regions from the bottom-side of a sem2025
Self-aligned contacts2025
Integrated circuit structures having germanium-based channels2025
Reducing off-state leakage in semiconductor devices2025
Techniques and configurations to reduce transistor gate short defects2024
High performance semiconductor oxide material channel regions for NMOS2024
Semiconductor nanowire device having (111)-plane channel sidewalls2024
Non-planar semiconductor device having conforming ohmic contacts2024
Source or drain structures for germanium N-channel devices2024