Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Embedded architecture with serial interface for testing flash memories

Embedded architecture with serial interface for testing flash memories

US Patent 7882405 · Granted Feb 1, 2011

Estimated economic value: $22,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-voltage sense amplifier for reading a state-programmable memory element2025
Aerosol generator with dual battery heating arrangement2025
Method and system for program pulse generation during programming of nonvolatile2013
Method and system for program pulse generation during programming of nonvolatile2013
Method and system for program pulse generation during programming of nonvolatile2012
Method and system for program pulse generation during programming of nonvolatile2012
Adaptive regulator for idle state in a charge pump circuit of a memory device2011
Flexible OTP sector protection architecture for flash memories2011
Precharge and evaluation phase circuits for sense amplifiers2010
Adaptive regulator for idle state in a charge pump circuit of a memory device2009
Method and device for managing a power supply power-on sequence2009
Charge pump for generation of multiple output-voltage levels2009