Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Simultaneous pipelined read with multiple level cache for improved system performance using flash technology

Simultaneous pipelined read with multiple level cache for improved system performance using flash technology

US Patent 7877566 · Granted Jan 25, 2011

Estimated economic value: $63,606,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Simultaneous external read operation during internal programming in a flash memo2007
Direct memory access interface in integrated circuits2006
DMA handshake protocol2004