Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Register data retention systems and methods during reprogramming of programmable logic devices

Register data retention systems and methods during reprogramming of programmable logic devices

US Patent 7876125 · Granted Jan 25, 2011

Estimated economic value: $8,737,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System level integrated circuit chip2021
Secrecy system and decryption method of on-chip data stream of nonvolatile FPGA2021
Programmable logic device with on-chip user non-volatile memory2021
Data processing method and device for nonvolatile memory and storage medium2019
Memory cell and memory2016
Eight transistor (8T) write assist static random access memory (SRAM) cell2015
Image matching2015
Configuring multiple programmable logic devices with serial peripheral interface2013
Configuring multiple programmable logic devices with serial peripheral interface2013
Game box with replaceable figure boards2013
Programmable logic device programming verification systems and methods2012
Programmable logic device programming verification systems and methods2012