Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed multi-threaded reduced instruction set computer (RISC) processor with hardware-implemented thread scheduler

High speed multi-threaded reduced instruction set computer (RISC) processor with hardware-implemented thread scheduler

US Patent 7873817 · Granted Jan 18, 2011

Estimated economic value: $6,703,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device, method and system for media packet distribution2025
Detecting and measuring correlated movement with MIMO radar2021
Detecting and measuring correlated movement with MIMO radar2020
Method and apparatus for authentication of file read events2020
Device and method for lower latency digital audio sample playback2018
Method and apparatus for authentication of file read events2017
Device, method and system for media packet distribution2015
Method and apparatus for authentication of file read events2014
High speed multi-threaded reduced instruction set computer (RISC) processor2012
High speed multi-threaded reduced instruction set computer (RISC) processor2012
High speed multi-threaded reduced instruction set computer (RISC) processor2012
Cache line replacement with zero latency2009