Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for system-on-chip interconnect verification

System and method for system-on-chip interconnect verification

US Patent 7865789 · Granted Jan 4, 2011

Estimated economic value: $2,931,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Catheter insertion tray with integrated instructions2020
Translation of virtual addresses to physical addresses using translation lookasi2020
Delay apparatus, nuclear medicine imaging device, delay method, and calibration 2016
Three-dimensional inter-chip contact through vertical displacement MEMS2016
Auto-compensating temperature valve controller for electro-rheological fluid mic2016
Reactive metal optical security device and methods of fabrication and use2016
Auto-compensating temperature valve controller for electro-rheological fluid mic2016
Three-dimensional chip stack for self-powered integrated circuit2016
Three-dimensional inter-chip contact through vertical displacement MEMS2015
Apparatus for inserting delay, nuclear medicine imaging apparatus, method for in2015
Electro-rheological micro-channel anisotropic cooled integrated circuits and met2015
Apparatus for programmable insertion delay to delay chain-based time to digital 2015