Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processing architectures for packet handling wherein batches of data packets of unpredictable size are distributed across processing elements arranged in a SIMD array operable to process different respective packet protocols at once while executing a single common instruction stream

Data processing architectures for packet handling wherein batches of data packets of unpredictable size are distributed across processing elements arranged in a SIMD array operable to process different respective packet protocols at once while executing a single common instruction stream

US Patent 7856543 · Granted Dec 21, 2010

Estimated economic value: $18,924,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses, systems, and methods for MicroLED (mLED) backplane architectures2025
Apparatuses, systems, and methods for MicroLED (mLED) backplane architectures2025
Closure mechanisms and seal integrity indicators for sterilization containers2025
Hardware-based sensor analysis2025
Guaranteed data compression2025
Guaranteed data compression2024
Detecting anomalous latent communications in an integrated circuit chip2024
Monitoring processors operating in lockstep2024
Seal integrity indicator for a sterilization container2024
Identifying causes of anomalies observed in an integrated circuit chip2023
Message monitoring2023
Error detection within an integrated circuit chip2023